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This paper summarizes our work on experimentally char-
acterizing, mitigating, and recovering read disturb errors in
multi-level cell (MLC) NAND ash memory, which was pub-
lished in DSN 2015 [16], and examines the work’s signicance
and future potential. NAND ash memory reliability continues
to degrade as the memory is scaled down and more bits are pro-
grammed per cell. A key contributor to this reduced reliability
is read disturb, where a read to one row of cells impacts the
threshold voltages of unread ash cells in dierent rows of the
same block. Such disturbances may shift the threshold voltages
of these unread cells to dierent logical states than originally
programmed, leading to read errors that hurt endurance.
For the rst time in open literature, this work experimentally
characterizes read disturb errors on state-of-the-art 2Y-nm (i.e.,
20-24 nm) MLC NAND ash memory chips. Our ndings (1)
correlate the magnitude of threshold voltage shifts with read op-
eration counts, (2) demonstrate how program/erase cycle count
and retention age aect the read-disturb-induced error rate, and
(3) identify that lowering pass-through voltage levels reduces the
impact of read disturb and extend ash lifetime. Particularly,
we nd that the probability of read disturb errors increases with
both higher wear-out and higher pass-through voltage levels.
We leverage these ndings to develop two new techniques.
The rst technique mitigates read disturb errors by dynamically
tuning the pass-through voltage on a per-block basis. Using
real workload traces, our evaluations show that this technique
increases ash memory endurance by an average of 21%. The
second technique recovers from previously-uncorrectable ash
errors by identifying and probabilistically correcting cells sus-
ceptible to read disturb errors. Our evaluations show that this
recovery technique reduces the raw bit error rate by 36%.
1. Introduction
NAND ash memory currently sees widespread usage as a
storage device, having been incorporated into systems rang-
ing from mobile devices and client computers to data center
storage, as a result of its increasing capacity and decreas-
ing cost per bit. The increasing capacity and lower cost are
mainly driven by aggressive transistor scaling and multi-
level cell (MLC) technology, where a single ash cell can
store more than one bit of data. However, as NAND ash
memory capacity increases, ash memory suers from dif-
ferent types of circuit-level noise, which greatly impact its
reliability. These include program/erase cycling noise [8, 9],
cell-to-cell program interference noise [8, 11, 14], retention
noise [8,10,12,13,49,59], and read disturb noise [19,26,59,87].
Among all of these types of noise, read disturb noise has
largely been understudied in the past for MLC NAND ash,
with no open-literature work available prior to our DSN 2015
paper [16] that characterizes and analyzes the read disturb
phenomenon.
One reason for this prior neglect has been the heretofore
low occurrence of read-disturb-induced errors in older ash
technologies. In single-level cell (SLC) NAND ash, read dis-
turb errors were only expected to appear after an average of
one million reads to a single ash block [26, 54]. Even with
the introduction of MLC NAND ash, rst-generation MLC
devices were expected to exhibit read disturb errors after
100,000 reads [29, 54]. As a result of manufacturing process
technology scaling, some modern MLC NAND ash devices
are now prone to read disturb errors after as few as 20,000
reads, with this number expected to drop even further with
continued scaling [29,54]. The exposure of these read disturb
errors can be exacerbated by the uneven distribution of reads
across ash blocks in contemporary workloads [65,89], where
certain ash blocks experience high temporal locality and
can, therefore, more rapidly exceed the read count at which
read disturb errors are induced. We refer the reader to our
prior works for a more detailed background [4, 5, 6, 16].
Read disturb errors are an intrinsic result of the ash archi-
tecture. Inside each ash cell, data is stored as the threshold
voltage of the cell, based on the logical value that the cell
represents. As shown in Figure 1, during a read operation
to the cell, a read reference voltage (i.e., Va, Vb, or Vc) is ap-
plied to the transistor corresponding to this cell. If this read
reference voltage is higher than the threshold voltage of the
cell, the transistor is turned on. The region in which the
threshold voltage of a ash cell falls represents the cell’s cur-
rent state, which can be ER (or erased), P1, P2, or P3. Each
state decodes into a 2-bit value that is stored in the ash cell
(e.g., 11, 10, 00, or 01). Note that the threshold voltage of
all ash cells in a chip is bounded by an upper limit, Vpass ,
which is the pass-through voltage. More detailed explanations
of how NAND ash memory cells work and the data reten-
tion errors in NAND ash memory can be found in our prior
works [4, 5, 6, 10].
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Figure 1: Threshold voltage distribution in 2-bit MLC NAND
ash. Stored data values are represented as the tuple (LSB,
MSB). Reproduced from [16].
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Within a ash block, the transistors of multiple cells, each
from a dierent ash page, are tied together as a single bitline,
which is connected to a single output wire. Only one cell is
read at a time per bitline. In order to read one cell (i.e., to
determine whether it is turned on or o ), the transistors for
the cells not being read must be kept on to allow the value from
the cell being read to propagate to the output. This requires
the transistors to be powered with a pass-through voltage,
which is a read reference voltage guaranteed to be higher than
any stored threshold voltage (see Figure 1). Though these
other cells are not being read, this high pass-through voltage
induces electric tunneling that can shift the threshold voltages
of these unread cells to higher values, thereby disturbing the
cell contents on a read operation to a neighboring page. As we
scale down the size of ash cells, the transistor oxide becomes
thinner, which in turn increases this tunneling eect. With
each read operation having an increased tunneling eect,
it takes fewer read operations to neighboring pages for the
unread ash cells to become disturbed (i.e., shifted to higher
threshold voltages) and move into a dierent logical state.
In light of the increasing sensitivity of ash memory to
read disturb errors, our goal is to (1) develop a thorough un-
derstanding of read disturb errors in state-of-the-art MLC
NAND ash memories, by performing experimental charac-
terization of such errors on existing commercial 2Y-nm (i.e.,
20-24 nm) ash memory chips, and (2) develop mechanisms
that can tolerate read disturb errors, making use of insights
gained from our read disturb error characterization. The key
ndings from our quantitative characterization are:
• The eect of read disturb on threshold voltage distribu-
tions and raw bit error rates increases with both the num-
ber of reads to neighboring pages and the number of pro-
gram/erase cycles on a block.
• Cells with lower threshold voltages are more susceptible
to errors as a result of read disturb.
• As the pass-through voltage decreases, (1) the read disturb
eect of each individual read operation becomes smaller,
but (2) the read errors can increase due to reduced ability
in allowing the read value to pass through the unread cells.
• If a page is recently written, a signicant margin within the
ECC correction capability (i.e., the total number of bit errors
it can correct for a single read) is unused (i.e., the page
can still tolerate more errors), which enables the page’s
pass-through voltage to be lowered safely).
We exploit these studies on the relation between the read
disturb eect and the pass-through voltage (Vpass), to design
two mechanisms that reduce the reliability impact of read dis-
turb. First, we propose a low-cost dynamic mechanism called
Vpass Tuning, which, for each block, nds the lowest pass-
through voltage that retains data correctness. Vpass Tuning
extends ash endurance by exploiting the nding that a lower
Vpass reduces the read disturb error count. Our evaluations
using real workload traces show that Vpass Tuning extends
ash lifetime by 21%. Second, we propose Read Disturb Re-
covery (RDR), a mechanism that exploits the dierences in
the susceptibility of dierent cells to read disturb to extend
the eective correction capability of error-correcting codes
(ECC). RDR probabilistically identies and corrects cells sus-
ceptible to read disturb errors. Our evaluations show that
RDR reduces the raw bit error rate by 36%.
2. Characterizing Read Disturb in
Real NAND Flash Memory Chips
We use an FPGA-based NAND ash testing platform in
order to characterize read disturb on state-of-the-art ash
chips [4,5,6,7]. We use the read-retry operation present within
MLC NAND ash devices to accurately read the cell threshold
voltage [4, 5, 6, 9, 10, 11, 12, 14, 15, 22, 69]. As threshold voltage
values are proprietary information, we present our results
using a normalized threshold voltage, where the nominal value
of Vpass is equal to 512 in our normalized scale, and where 0
represents GND.
One limitation of using commercial ash devices is the in-
ability to alter the Vpass value, as no such interface currently
exists. We work around this by using the read-retry mecha-
nism, which allows us to change the read reference voltage
Vref one wordline at a time. Since both Vpass and Vref are
applied to wordlines, we can mimic the eects of changing
Vpass by instead changing Vref and examining the impact on
the wordline being read. We perform these experiments on
one wordline per block, and repeat them over ten dierent
blocks.
We present our major ndings below. For a complete de-
scription of all of our observations, we refer the reader to our
DSN 2015 paper [16].
2.1. Quantifying Read Disturb Perturbations
First, we quantify the amount by which read disturb shifts
the threshold voltage, by measuring threshold voltage values
for unread cells after 0, 250K, 500K, and 1 million read oper-
ations to other cells within the same ash block. Figure 2a
shows the distribution of the threshold voltages for cells in
a ash block after 0, 250K, 500K, and 1 million read opera-
tions. Figure 2b zooms in on this to illustrate the distribution
for values in the ER state. We nd that the magnitude of the
threshold voltage shift for a cell due to read disturb (1) increases
with the number of read disturb operations, and (2) is higher if
the cell has a lower threshold voltage.
2.2. Eect of Read Disturb on Raw Bit Error Rate
Second, we aim to relate these threshold voltage shifts to
the raw bit error rate (RBER), which refers to the probability
of reading an incorrect state from a ash cell. We measure
whether ash cells that are more worn out (i.e., cells that
have been programmed and erased more times) are impacted
dierently due to read disturb. Figure 3 shows the RBER over
an increasing number of read disturb operations for dierent
amounts of P/E cycle wear (i.e., the amount of wearout in
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Figure 2: (a) Threshold voltage distribution of all programmed states before and after read disturb; (b) Threshold voltage
distribution between erased state and P1 state. Reproduced from [16].
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Figure 3: Raw bit error rate vs. read disturb count under dif-
ferent levels of program and erase (P/E) wear. Reproduced
from [16].
P/E cycles) on ash blocks. Each level shows a linear RBER
increase as the read disturb count increases. We nd that
(1) for a given amount of P/E cycle wear on a block, the raw bit
error rate increases roughly linearly with the number of read
disturb operations, and that (2) the eects of read disturb are
greater for cells that have experienced a larger number of P/E
cycles.
2.3. Pass-Through Voltage Impact on
Read Disturb
Third, we show that the cause of read disturb can be re-
duced by reducing (i.e., relaxing) the pass-through voltage
using a circuit-level model of the ash cell, and verify this
observation using real measurements. Figure 4 shows the
measured change in RBER as a function of the number of
read operations, for selected relaxations of Vpass . Note that
the x-axis uses a log scale. For a xed number of reads, even a
small decrease in the Vpass value can yield a signicant decrease
in RBER. As an example, at 100K reads, lowering Vpass by 2%
can reduce the RBER by as much as 50%. Conversely, for
a xed RBER, a decrease in Vpass exponentially increases the
number of tolerable read disturbs. However, decreasing Vpass
can prevent some cells’ values from propagating correctly
along the bitline on a read, as an unread ash cell transistor
may be incorrectly turned o, thus generating new errors.
Unlike read disturb errors, these bitline propagation errors
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Figure 4: Raw bit error rate vs. read disturb count for dier-
ent Vpass values, for ash memory under 8K program/erase
cycles of wear. Reproduced from [16].
(or read errors) do not alter the threshold voltage of the ash
cell.
2.4. Eect of Pass-Through Voltage on
Raw Bit Error Rate
Fourth, setting Vpass to a value slightly lower than the
maximum Vth leads to a trade-o. On the one hand, it can
substantially reduce the eects of read disturb. On the other
hand, it causes a small number of unread cells to incorrectly
stay o instead of passing through a value, potentially leading
to a read error. Therefore, if the number of read disturb errors
can be dropped signicantly by lowering Vpass , the small
number of read errors introduced may be warranted. If too
many read errors occur, we can always fall back to using the
maximum threshold voltage for Vpass without consequence.
Naturally, this trade-o depends on the magnitude of these
error rate changes. We now explore the gains and costs, in
terms of overall RBER, for relaxing Vpass below the maximum
threshold voltage of a block.
To identify the extent to which relaxing Vpass aects the
raw bit error rate, we experimentally sweep over Vpass , read-
ing the data after a range of dierent retention ages, as shown
in Figure 5. First, we observe that across all of our studied
retention ages, Vpass can be lowered to some degree without
inducing any read errors. For greater relaxations, though,
the error rate increases as more unread cells are incorrectly
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turned o during read operations. We also note that, for a
given Vpass value, the additional read error rate is lower if the
read is performed a longer time after the data is programmed
into the ash (i.e., if the retention age is longer). This is because
of the retention loss eect, where cells slowly leak charge and
thus have lower threshold voltage values over time. Naturally,
as the threshold voltage of every cell decreases, a relaxed Vpass
becomes more likely to correctly turn on the unread cells.
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Figure 5: Additional raw bit error rate induced by relaxing
Vpass , shown across a range of data retention ages. Repro-
duced from [16].
2.5. Error Correction with Reduced
Pass-Through Voltage
Fifth, while we have shown, in Section 3.6 of our DSN
2015 paper [16], that Vpass can be lowered to some degree
without introducing new raw bit errors, we would ideally
like to further decrease Vpass to lower the read disturb impact
more. This can enable ash devices to tolerate many more
reads. The ECC used for NAND ash memory can tolerate
an RBER of up to 10–3 [12, 13], which occurs only during
worst-case conditions such as long retention time. Our goal
is to identify how many additional raw bit errors the current
level of ECC provisioning in ash chips can sustain. Figure 6
shows how the expected RBER changes over a 21-day period
for our tested ash chip without read disturb, using a block
with 8,000 P/E cycles of wear. An RBER margin (20% of the
total ECC correction capability) is reserved to account for
variations in the distribution of errors and other potential
errors (e.g., program and erase errors). For each retention
age, the maximum percentage of safe Vpass reduction (i.e.,
the lowest value of Vpass at which all read errors can still
be corrected by ECC) is listed on the top of Figure 6. As we
can see, by exploiting the previously-unused ECC correction
capability, Vpass can be safely reduced by as much as 4% when
the retention age is low (less than 4 days).
Our key insight from this study is that a lowered Vpass
can reduce the eects of read disturb, and that the read errors
induced from lowering Vpass can be tolerated by the built-in
error correction mechanism within modern ash controllers.
More results and more detailed analysis are in our DSN 2015
paper [16].
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Figure 6: Overall raw bit error rate and tolerable Vpass reduc-
tion vs. retention age, for a ash block with 8K P/E cycles of
wear. Reproduced from [16].
3. Mitigation: Pass-Through Voltage Tuning
To minimize the eect of read disturb, we propose a mech-
anism called Vpass Tuning, which learns the minimum pass-
through voltage for each block, such that all data within the
block can be read correctly with ECC. Figure 7 provides an
exaggerated illustration of how the unused ECC capability
changes over the retention period (i.e., the refresh interval).
At the start of each retention period, there are no retention
errors or read disturb errors, as the data has just been re-
stored. In these cases, the large unused ECC capability allows
us to design an aggressive read disturb mitigation mechanism,
as we can safely introduce correctable errors. Thanks to read
disturb mitigation, we can reduce the eect of each individual
read disturb, thus lowering the total number of read disturb
errors accumulated by the end of the refresh interval. This
reduction in read disturb error count leads to lower error
count peaks at the end of each refresh interval, as shown in
Figure 7 by the distance between the solid black line and the
dashed red line. Since ash lifetime is dictated by the number
of data errors (i.e., when the total number of errors exceeds
the ECC correction capability, the ash device has reached
the end of its life), lowering the error count peaks extends
lifetime by extending the time before these peaks exhaust the
ECC correction capability.
Er
ro
r R
at
e
Time
Refresh Interval
Error Reduc�on
from Mi�ga�onBlock Refreshed
ECC Correc�on Capability
Figure 7: Exaggerated example of how read disturb mitiga-
tion reduces error rate peaks for each refresh interval. Solid
black line is the unmitigated error rate, and dashed red line is
the error rate after mitigation. (Note that the error rate does
not include read errors introduced by reducing Vpass , as the
unused error correction capability can tolerate errors caused
by Vpass Tuning.) Reproduced from [16].
Our learning mechanism works online and is triggered on
a daily basis. Vpass Tuning can be fully implemented within
the ash controller, and has two components:
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1. It rst nds the size of the ECC margin M (i.e., the unused
correction capability within ECC) that can be exploited to
tolerate additional read errors for each block. In order to do
this, our mechanism discovers the page with approximately
the highest number of raw bit errors.
2. Once it knows the available margin M , our mechanism
calibrates the pass-through voltage Vpass on a per-block
basis to nd the lowest value of Vpass that introduces no
more than M additional raw errors.
The rst component of our mechanism must rst approxi-
mately discover the page with the highest error count, which
we call the predicted worst-case page. After manufacturing,
we statically nd the predicted worst-case page by program-
ming pseudo-randomly generated data to each page within
the block, and then immediately reading the page to nd the
error count, as prior work on error analysis has done [8]. For
each block, we record the page number of the page with the
highest error count. Our mechanism obtains the error count,
which we dene as our maximum estimated error (MEE), by
performing a single read to this page and reading the er-
ror count provided by ECC (once a day). We conservatively
reserve 20% of the spare ECC correction capability in our
calculations. Thus, if the maximum number of raw bit er-
rors correctable by ECC is C, we calculate the available ECC
margin for a block as M = (1 – 0.2)× C – MEE.
The second component of our mechanism identies the
greatest Vpass reduction that introduces no more than M raw
bit errors. The general Vpass identication process requires
three steps:
Step 1: Aggressively reduce Vpass to Vpass –∆, where∆ is the
smallest resolution by which Vpass can change.
Step 2: Apply the new Vpass to all wordlines in the block.
Count the number of 0’s read from the page (i.e., the number
of bitlines incorrectly switched o ) as N . If N ≤ M (recall
that M is the extra available ECC correction margin), the
read errors resulting from this Vpass value can be corrected by
ECC, so we repeat Steps 1 and 2 to try to further reduce Vpass .
If N > M , it means we have reduced Vpass too aggressively,
so we proceed to Step 3 to roll back to an acceptable value of
Vpass .
Step 3: Increase Vpass to Vpass +∆, and verify that the intro-
duced read errors can be corrected by ECC (i.e., N ≤ M). If
this verication fails, we repeat Step 3 until the read errors
are reduced to an acceptable range.
The implementation can be simplied greatly in practice,
as the error rate changes are relatively slow over time. Over
the course of the seven-day refresh interval, our mechanism
must perform one of two actions each day:
Action 1: When a block is not refreshed, our mechanism
checks once daily if Vpass should increase, to accommodate the
slowly-increasing number of errors due to dynamic factors
(e.g., retention errors, read disturb errors).
Action 2: When a block is refreshed, all retention and read
disturb errors accumulated during the previous refresh inter-
val are corrected. At this time, our mechanism checks how
much Vpass can be lowered by.
Our mechanism repeats the Vpass identication process
for each block that contains valid data to learn the minimum
pass-through voltage we can use. It also repeats the entire Vpass
learning process daily to adapt to threshold voltage changes
due to retention loss [11, 14]. As such, the pass-through volt-
age of all blocks in a ash drive can be ne-tuned continuously
to reduce read disturb and thus improve overall ash lifetime.
Our DSN 2015 paper [16] describes this mechanism in more
detail, and discusses a fallback mechanism for extreme cases
where the additional errors accumulating between tunings
exceed our 20% margin of unused error correction capability.
For more detail, we refer the reader to Section 4 of our DSN
2015 paper [16].
Our mechanism can reduce Vpass by as much as 4%.
Through a series of optimizations, described in more detail in
Section 4 of our DSN 2015 paper [16], it only incurs an aver-
age daily performance overhead of 24.34 sec for a 512GB SSD,
and uses only 128KB storage overhead to record per-block
data.
We evaluate Vpass Tuning with I/O traces collected from a
wide range of real workloads with dierent use cases [38, 43,
65, 83, 89]. Figure 8 shows how our mechanism can increase
the endurance (measured as the number of program/erase
cycles that take place before the NAND ash memory can
no longer be used). We nd that for a variety of our work-
loads, our Vpass tuning mechanism increases ash memory
endurance by an average of 21.0%, thanks to its success in
reducing the number of raw bit errors that occur due to read
disturb.
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Figure 8: Endurance improvement with Vpass Tuning. Repro-
duced from [16].
4. Read Disturb Oriented Error Recovery
Even if we mitigate the impact of read disturb errors, a
ash device will eventually exhaust its lifetime. At that point,
some reads will have more raw errors to correct than can be
corrected by ECC, preventing the drive from returning the
correct data to the user. Traditionally, this is referred to as
the point of data loss.
We propose to take advantage of our understanding of
read disturb behavior, by designing a mechanism that can
recover data even after the device has exceeded its lifetime.
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This mechanism, which we call Read Disturb Recovery (RDR),
(1) identies ash cells that are susceptible to generating errors
due to read disturb (i.e., disturb-prone cells), and (2) proba-
bilistically corrects the data stored in these cells without the
assistance of ECC. After these probabilistic corrections, the
number of errors for a read will be brought back down, to a
point at which ECC can successfully correct the remaining
errors and return valid data to the user.
To understand why identifying disturb-prone cells can
help with correcting errors, we study why read disturb errors
occur to begin with. Figure 9a shows the state of four ash
cells before read disturb happens. The two blue cells are
both programmed with a two-bit value of 11, and the two
red cells are programmed with a two-bit value of 00, with
each two-bit value being assigned to a dierent range of
threshold voltages (Vth). Between each assigned range is
a margin. When read disturb occurs, the blue cells, which
are disturb-prone, experience large Vth shifts upwards, while
the blue cells, which are disturb-resistant, do not shift much,
as shown in Figure 9b. Now that the distributions of these
two-bit values overlap, a read error will occur for these four
cells.
Vth
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(a) No read disturb (b) After some read disturb
Figure 9: Vth distributions before and after read disturb. Re-
produced from [16].
Identifying Susceptible Cells. In order to identify sus-
ceptible cells, RDR induces a signicant number of additional
read disturbs (e.g., 100K) within the ash cells that contain
uncorrectable errors. We do this by characterizing the degree
of the threshold voltage shift (∆Vth) induced by the additional
read disturbs, and comparing the shift to a delta threshold
voltage (∆Vref ) at the intersection of the two probability
density functions. We classify cells with a higher thresh-
old voltage change (∆Vth > ∆Vref ) as disturb-prone cells.
We classify cells with a lower or negative threshold voltage
change (∆Vth < ∆Vref ) as disturb-resistant cells. Section 5.2
of our DSN 2015 paper [16] provides more detailed results
and analysis of disturb-prone and disturb-resistant cells.
Correcting Susceptible Cells. For ash cells with thresh-
old voltages close to the boundary between two dierent data
values, RDR predicts that the disturb-prone cells belong to
the lower of the two voltage distributions (ER in Figure 9).
Likewise, disturb-resistant cells near the boundary likely be-
long to the higher voltage distribution (P1 in Figure 9). This
does not eliminate all errors, but decreases the raw bit errors
in disturb-prone cells. RDR attempts to correct the remain-
ing raw bit errors using ECC. Section 5.3 of our DSN 2015
paper [16] provides more detail on the RDR mechanism.
We evaluate how the overall RBER changes when we use
RDR. Fig. 10 shows experimental results for error recovery in
a ash block with 8,000 P/E cycles of wear. When RDR is ap-
plied, the reduction in overall RBER grows with the read disturb
count, from a few percent for low read disturb counts up to 36%
for 1 million read disturb operations. As data experiences a
greater number of read disturb operations, the read disturb
error count contributes to a signicantly larger portion of
the total error count, which our recovery mechanism targets
and reduces. We therefore conclude that RDR can provide a
large eective extension of the ECC correction capability.
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Figure 10: Raw bit error rate vs. number of read disturb op-
erations, with and without RDR, for a ash block with 8,000
P/E cycles of wear. Reproduced from [16].
5. Related Work
We break down related work on NAND ash memory (Sec-
tion 5.1) into six major categories: (1) read disturb error char-
acterization, (2) NAND ash memory error characterization,
(3) 3D NAND error characterization, (4) read disturb error
mitigation, (5) voltage optimization, and (6) error recovery.
We then introduce related work on read disturb errors in
DRAM (Section 5.2) and emerging memory technologies (Sec-
tion 5.3).
5.1. Related Works on NAND Flash Memory
Read Disturb Error Characterization. Prior to this
work [16], the read disturb phenomenon for NAND ash
memory has not been well explored in openly-available lit-
erature. Prior work [42] experimentally characterizes and
proposes solutions for read disturb errors in DRAM. The
mechanisms for disturbance and techniques to mitigate them
are dierent between DRAM and NAND ash due to device-
level dierences [61]. Recent work has characterized concen-
trated read disturb eect and nd that there are more read
disturb errors on the direct neighbors to the page being re-
peatedly read [97]. Recent work has found that read disturb
errors signicantly reduce the reliability of unprogrammed
and partially-programmed wordlines within a ash block,
and can cause security vulnerabilities [15, 67]. These unpro-
grammed and partially programmed wordlines have lower
threshold voltages (e.g., all cells in unprogrammed wordlines
are in erased state), they are more sensitive to read disturb ef-
fect. When the wordlines are fully-programmed, NAND ash
memory chip cannot correct any of these read disturb errors
and thus program the misread ash cells into an incorrect
state.
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NAND Flash Memory Error Characterization. There
are many past works from us and other research groups that
analyze many dierent types of NAND ash memory errors
in MLC, planar NAND ash memory, including P/E cycling
errors [9, 52, 59, 68, 72], programming errors [15, 52, 72], cell-
to-cell program interference errors [9, 11, 14], retention er-
rors [9, 10, 12, 59, 68], and read disturb errors [16, 59, 68], and
propose many dierent mitigation mechanisms. These works
complement our DSN 2015 paper. A survey of these works
(and many other related ones) can be found in our recent
works [4, 5, 6]. These works characterize how raw bit er-
ror rate and threshold voltage change over various types of
noise. Our recent work characterizes the same types of errors
in TLC, planar NAND ash memory and has similar nd-
ings [4, 5, 6]. Thus, we believe that most of the ndings on
MLC NAND ash memory can be generalized to any types
of planar NAND ash memory devices (e.g., SLC, MLC, TLC,
or QLC). Recent work has also studied SSD errors in the eld,
and has shown the system-level implications of these errors
to large-scale data centers [56, 66, 77].
3D NAND Error Characterization. Recently, manu-
facturers have begun to produce SSDs that contain three-
dimensional (3D) NAND ash memory [33, 37, 57, 58, 70, 96].
In 3D NAND ash memory, multiple layers of ash cells are
stacked vertically to increase the density and to improve the
scalability of the memory [96]. In order to achieve this stack-
ing, manufacturers have changed a number of underlying
properties of the ash memory design. However, the internal
organization of a ash block remains unchanged. Thus, read
disturb errors are similar in 3D NAND ash memory. But
the rate of read disturb errors are signicantly reduced in
today’s 3D NAND because it currently uses a larger manu-
facturing process technology [23, 25]. We refer the reader to
our prior work for a more detailed comparison between 3D
NAND and planar NAND [4, 5, 6]. Recent work characterizes
the latency and raw bit error rate of 3D NAND devices based
on oating gate cells [94] and make similar observations as
in planar NAND devices based on oating gate cells. Recent
work has reported several dierences between 3D NAND
and planar NAND through circuit level measurements. These
dierences include 1) smaller program variation at high P/E
cycle [70], 2) smaller program interference [70], 3) early re-
tention loss [17, 17, 60]. We characterize the impact of dwell
time, i.e., idle time between consecutive program cycles, and
environment temperature on the retention loss speed and pro-
gramming accuracy in 3D charge trap NAND ash cells [53].
The eld (both academia and industry) is currently in much
need of rigorous experimental characterization and analysis
of 3D NAND ash memory devices.
Read Disturb Error Mitigation. Prior work proposes to
mitigate read disturb errors by caching recently read data to
avoid a read operation [85]. Prior work also proposes to miti-
gate read disturb errors using an idea similar to remapping-
based refresh [12], known as read reclaim. The key idea
of read reclaim is to remap the data in a block to a new
ash block, if the block has experienced a high number of
reads [21, 29, 30, 40]. To bound the number of read disturb
errors, some ash vendors specify a maximum number of
tolerable reads for a ash block, at which point read reclaim
rewrites the data to a new block (just as is done for remapping-
based refresh).
Two mechanisms are currently being implemented within
Yas (Yet Another Flash File System) to handle read disturb
errors, though they are not yet available [54]. The rst mecha-
nism is similar to read reclaim [29], where a block is rewritten
after a xed number of page reads are performed to the block
(e.g., 50,000 reads for an MLC chip). The second mechanism
periodically inserts an additional read (e.g., a read every 256
block reads) to a page within the block, to check whether that
page has experienced a read disturb error, in which case the
page is copied to a new block.
Recent work proposes to remap read-hot pages to blocks
congured as SLC, which are resistant to read disturb [48,100].
Ha et al. combine this read-hot page mapping technique with
our Vpass Tuning technique and read reclaim [30] to further
reduce read disturb errors. This shows that the techniques
proposed by prior work are orthogonal to our read disturb
mitigation techniques, and can be combined with our work
for even greater protection.
Voltage Optimization. While the pass-through voltage
optimization is specic to read disturb error mitigation, a
few works that propose optimizing the read reference voltage
have the same spirit [11, 14, 68]. Cai et al. propose a tech-
nique to calculate the optimal read reference voltage from the
mean and variance of the threshold voltage distributions [14],
which are characterized by the read-retry technique [9]. The
cost of such a technique is relatively high, as it requires peri-
odically reading ash memory with all possible read reference
voltages to discover the threshold voltage distributions. Pa-
pandreou et al. propose to apply a per-block close-to-optimal
read reference voltage by periodically sampling and averag-
ing 6 OPTs within each block, learned by exhaustively trying
all possible read reference voltages [68]. In contrast, ROR
can nd the actual optimal read reference voltage at a much
lower latency, thanks to the new ndings and observations
in our DSN 2015 paper [10]. We already showed in our DSN
2015 paper that ROR greatly outperforms naive read-retry,
which is signicantly simpler than the mechanism proposed
in [68].
Recently, Luo et al. propose to accurately predict the op-
timal read reference voltage using an online ash channel
model for each chip learned online [52]. Cai et al. proposes
a new technique called Vpass tuning, which tunes the pass-
through voltage, i.e., a high reference voltage applied to turn
on unread cells in a block, to mitigate read disturb errors [16].
Du et al. proposes to tune the optimal read reference volt-
ages for ECC code soft decoding to improve ECC correction
capability [20]. Fukami et al. proposes to use read-retry to
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improve the reliability of chip-o forensic analysis of NAND
ash memory devices [22].
Error Recovery. To our knowledge, no prior work other
than our DSN 2015 paper can recover the data from an uncor-
rectable error that is beyond the error correction capability
of ECC caused by read disturb [16]. We have proposed a
mechanism called RFR to opportunistically recover from un-
correctable data retention errors [4, 5, 6, 16]. RFR, similar to
RDR proposed in this work, identies fast- and slow-leaking
cells, rather than disturb-prone and disturb-resistant cells,
and probabilistically correct uncorrectable retention errors
oine.
5.2. Read Disturb Errors in DRAM
Commodity DRAM chips that are sold and used in the eld
today exhibit read disturb errors [42], also called RowHam-
mer-induced errors [61], which are conceptually similar to
the read disturb errors found in NAND ash memory. Re-
peatedly accessing the same row in DRAM can cause bit ips
in data stored in adjacent DRAM rows. In order to access
data within DRAM, the row of cells corresponding to the
requested address must be activated (i.e., opened for read and
write operations). This row must be precharged (i.e., closed)
when another row in the same DRAM bank needs to be ac-
tivated. Through experimental studies on a large number
of real DRAM chips, we show that when a DRAM row is
activated and precharged repeatedly (i.e., hammered) enough
times within a DRAM refresh interval, one or more bits in
physically-adjacent DRAM rows can be ipped to the wrong
value [42].
We tested 129 DRAM modules manufactured by three ma-
jor manufacturers (A, B, and C) between 2008 and 2014, us-
ing an FPGA-based experimental DRAM testing infrastruc-
ture [31] (more detail on our experimental setup, along with
a list of all modules and their characteristics, can be found in
our original RowHammer paper [42]). Figure 11 shows the
rate of RowHammer errors that we found, with the 129 mod-
ules that we tested categorized based on their manufacturing
date. We nd that 110 of our tested modules exhibit RowHam-
mer errors, with the earliest such module dating back to 2010.
In particular, we nd that all of the modules manufactured
in 2012–2013 that we tested are vulnerable to RowHammer.
Like with many NAND ash memory error mechanisms, es-
pecially read disturb, RowHammer is a recent phenomenon
that especially aects DRAM chips manufactured with more
advanced manufacturing process technology generations.
Figure 12 shows the distribution of the number of rows
(plotted in log scale on the y-axis) within a DRAM module
that ip the number of bits along the x-axis, as measured for
example DRAM modules from three dierent DRAM man-
ufacturers [42]. We make two observations from the gure.
First, the number of bits ipped when we hammer a row
(known as the aggressor row) can vary signicantly within
a module. Second, each module has a dierent distribution
2008 2009 2010 2011 2012 2013 2014
Module Manufacture Date
0
100
101
102
103
104
105
106
E
rr
or
s
pe
r1
09
C
el
ls
A Modules B Modules C Modules
Figure 11: RowHammer error rate vs. manufacturing dates
of 129 DRAMmodules we tested. Reproduced from [42].
of the number of rows. Despite these dierences, we nd
that this DRAM failure mode aects more than 80% of the
DRAM chips we tested [42]. As indicated above, this read dis-
turb error mechanism in DRAM is popularly called RowHam-
mer [61].
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Figure 12: Number of victim cells (i.e., number of bit errors)
when an aggressor row is repeatedly activated, for three rep-
resentativeDRAMmodules from threemajormanufacturers.
We label the modules in the format Xyywwn , where X is the
manufacturer (A, B, or C), yyww is the manufacture year (yy)
andweek of the year (ww), and n is the number of the selected
module. Reproduced from [42].
Various recent works show that RowHammer can be
maliciously exploited by user-level software programs to
(1) induce errors in existing DRAM modules [42, 61] and
(2) launch attacks to compromise the security of various sys-
tems [2, 3, 27, 28, 34, 61, 74, 76, 78, 79, 90, 93]. For example, by
exploiting the RowHammer read disturb mechanism, a user-
level program can gain kernel-level privileges on real laptop
systems [78, 79], take over a server vulnerable to RowHam-
mer [28], take over a victim virtual machine running on the
same system [2], and take over a mobile device [90]. Thus, the
RowHammer read disturb mechanism is a prime (and perhaps
the rst) example of how a circuit-level failure mechanism in
DRAM can cause a practical and widespread system security
vulnerability.
Note that various solutions to RowHammer exist [41,42,61],
but we do not discuss them in detail here. Our recent
work [61] provides a comprehensive overview. A very promis-
ing proposal is to modify either the memory controller or
the DRAM chip such that it probabilistically refreshes the
physically-adjacent rows of a recently-activated row, with
very low probability. This solution is called Probabilistic Ad-
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jacent Row Activation (PARA) [42]. Our prior work shows
that this low-cost, low-complexity solution, which does not
require any storage overhead, greatly closes the RowHammer
vulnerability [42].
The RowHammer eect in DRAM worsens as the manufac-
turing process scales down to smaller node sizes [42,61,62,63].
More ndings on RowHammer, along with extensive exper-
imental data from real DRAM devices, can be found in our
prior works [41, 42, 61].
5.3. Errors in Emerging Memory Technologies
Emerging nonvolatile memories [55], such as phase-change
memory (PCM) [45, 46, 47, 75, 92, 95, 99], spin-transfer torque
magnetic RAM (STT-RAM or STT-MRAM) [44, 64], metal-
oxide resistive RAM (RRAM) [91], and memristors [18, 84], are
expected to bridge the gap between DRAM and NAND-ash-
memory-based SSDs, providing DRAM-like access latency
and energy, and at the same time SSD-like large capacity and
nonvolatility (and hence SSD-like data persistence). While
their underlying designs are dierent from DRAM and NAND
ash memory, these emerging memory technologies have
been shown to exhibit similar types of errors.
PCM-based devices are expected to have a limited lifetime,
as PCM can only endure a certain number of writes [45,75,92],
similar to the P/E cycling errors in SSDs (though PCM’s write
endurance is higher than that of SSDs). PCM suers from
(1) resistance drift [32, 73, 92], where the resistance used to
represent the value becomes higher over time (and eventu-
ally can introduce a bit error), similar to how charge leakage
in NAND ash memory and DRAM lead to retention errors
over time; and (2) write disturb [35], where the heat gener-
ated during the programming of one PCM cell dissipates into
neighboring cells and can change the value that is stored
within the neighboring cells, similar in concept to cell-to-cell
program interference in NAND ash memory.
STT-RAM suers from (1) retention failures, where the
value stored for a single bit (as the magnetic orientation of
the layer that stores the bit) can ip over time [36,82,86]; and
(2) read disturb (a conceptually dierent phenomenon from
the read disturb in DRAM and ash memory), where reading
a bit in STT-RAM can inadvertently induce a write to that
same bit [64].
Due to the nascent nature of emerging nonvolatile mem-
ory technologies and the lack of availability of large-capacity
devices built with them, extensive and dependable experi-
mental studies have yet to be conducted on the reliability of
real PCM, STT-RAM, RRAM, and memristor chips. However,
we believe that error mechanisms conceptually or abstractly
similar to those for ash memory and DRAM are likely to
be prevalent in emerging technologies as well (as supported
by some recent studies [1, 35, 39, 64, 80, 81, 98]), albeit with
dierent underlying mechanisms and error rates.
6. Signicance
Our DSN 2015 paper [16] is the rst openly-available
work to (1) characterize the impact of read disturb errors
on commercially-available NAND ash memory devices, and
(2) propose novel solutions to the read disturb errors that
minimize them or recover them after error occurrence. We
believe that our characterization results, analyses, and mech-
anisms can have a wide impact on future research on read
disturb and NAND ash memory reliability.
6.1. Long-Term Impact
As ash devices continue to become more pervasive,
there is renewed concern about the fewer number of writes
that these ash devices can endure as they continue to
scale [19, 29, 54]. This lower write endurance is a result of
the larger number of errors introduced from manufacturing
process technology scaling, and the use of multi-level cell
technology. Today’s planar NAND ash devices can endure
only on the order of 100 program and erase cycles [71] with-
out the assistance of aggressive error mitigation techniques
such as data refresh [12, 50].
While there are several solutions for other types of NAND
ash memory errors, read disturb has in the past been largely
neglected because it has only become a signicant problem
at these smaller process technology nodes [29, 54]. Our work
has the potential to change this relative lack of attention to
read disturb for several reasons:
• We demonstrate on existing devices that read disturb is a
signicant problem today, and that it contributes a large
number of errors that further reduce NAND ash memory
endurance.
• We provide key insights as to why these errors occur, as
well as why they will only worsen as technology scaling
progresses.
• We show that it is possible to develop lightweight solutions
that can alleviate the impact of read disturb.
Unfortunately, unless error mitigation techniques for read
disturb are deployed in production NAND ash memory,
read disturb will continue to negatively impact ash lifetime.
While today’s 3D NAND ash devices use larger process
technologies that are less prone to read disturb eects [6,
51], future 3D NAND ash chips are expected to return to
using smaller process technologies that remain susceptible
to read disturb, as manufacturers continue to aggressively
increase ash device densities [24, 88, 96]. With ash devices
expected to remain a large component of the storage market
for the foreseeable future, and with continued demand for
higher ash densities, we expect that our work on read disturb
can inspire manufacturers and researchers to adopt eective
solutions to the read disturb problem.
The recovery mechanism that we propose, RDR, provides
a new protective scheme for data storage that people have
not considered before. Today, an increasingly larger volume
of data is stored in data centers belonging to cloud service
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providers, who must provide a strong guarantee of data in-
tegrity for their end users. With ash storage continuing
to expand in data centers [56, 66, 77], RDR (as well as other
recovery solutions that RDR might inspire) can reduce the
probability of unrecoverable data loss for high-density stor-
age. In fact, the availability of a recovery mechanism like RDR
can also inuence more data centers to adopt ash memory
for storage.
6.2. New Research Directions
In our DSN 2015 paper [16], we present a number of new
quantitative results on the impact of read disturb errors on
NAND ash reliability, as well as how several key factors af-
fect the number of errors induced by read disturb, such as the
pass-through voltage, the number of program/erase cycles,
and the retention age. Such a detailed characterization was
not openly available in the past. We believe that by releasing
our characterization data, researchers in both academia and
industry will be able to use the data to develop further mech-
anisms for read disturb recovery and mitigation. In addition,
by exposing the importance of the read disturb problem in
contemporary NAND ash devices, we expect that our work
will draw more attention to the problem, and will inspire
other researchers to further characterize and understand the
read disturb phenomenon.
In fact, one of our recent works builds on our DSN 2015
paper and shows that read disturb errors can potentially cause
security vulnerabilities in modern SSDs [15].
We also expect that RDR, our recovery approach, will in-
spire researchers to design other data recovery mechanisms
for NAND ash memory that also leverage the intrinsic prop-
erties of ash devices. To our knowledge, our new data re-
covery mechanism is the rst to do so, by discovering and
exploiting the variation in read disturb shifts that arise from
the underlying process variation within a ash chip.
7. Conclusion
We provide the rst detailed experimental characterization
of read disturb errors for 2Y-nm MLC NAND ash memory
chips. We nd that bit errors due to read disturb are much
more likely to take place in cells with lower threshold volt-
ages, as well as in cells with greater wear. We also nd that
reducing the pass-through voltage can eectively mitigate
read disturb errors. Using these insights, we propose (1) a mit-
igation mechanism, called Vpass Tuning, which dynamically
adjusts the pass-through voltage for each ash block online
to minimize read disturb errors, and (2) an error recovery
mechanism, called Read Disturb Recovery, which exploits the
dierences in susceptibility of dierent cells to read disturb,
to probabilistically correct read disturb errors. We hope that
our characterization and analysis of the read disturb phe-
nomenon enables the development of other error mitigation
and tolerance mechanisms, which will become increasingly
necessary as continued ash memory scaling leads to greater
susceptibility to read disturb. We also hope that our results
will motivate NAND ash manufacturers to add pass-through
voltage controls to next-generation chips, allowing ash con-
troller designers to exploit our ndings and design controllers
that tolerate read disturb more eectively.
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